Claims

1. A method, comprising:

enabling execution of a non-executing thread based at least on whether a hardware resource is or will be available to an instruction of the non-executing thread.

2. The method of claim 1, further comprising switching from the execution of a thread executing an instruction with long or potentially long latency, to the execution of the non-executing thread if the hardware resource is or will be available to the instruction of the non-executing thread.

3. The method of claim 1, further comprising switching from the execution of an executing thread to the execution of the non-executing thread if the hardware resource is or will be available to the instruction of the non-executing thread.

4. The method of claim 3, further comprising determining whether the hardware resource is or will be available to the instruction of the non-executing thread.

5. The method of claim 4, wherein determining comprises:

examining an instruction stream of the non-executing thread;

identifying the instruction in the instruction stream; and

identifying hardware resources associated with the instruction, wherein examining occurs during execution of the executing thread.

6. The method of claim 1, wherein enabling comprises enabling execution of the non-executing thread based on whether the hardware resource is scoreboarded.

7. The method of claim 1, wherein enabling comprises enabling execution of the non-executing thread based on whether a register, a queue, a buffer, a functional unit, an input/output (I/O) device, or a memory sub-system device is or will be available to the instruction of the non-executing thread.

8. The method of claim 1, further comprising:

enabling execution of the non-executing thread if the hardware resource is available to the instruction of the non-executing thread and not enabling execution of the non-executing thread if the hardware resource is unavailable to the instruction of the non-executing thread.

9. The method of claim 1, further comprising enabling execution of a second non-executing thread if the hardware resource is available to the instruction of the non-executing thread.

10. The method of claim 1, further comprising switching from executing at least two executing threads to executing the non-executing thread and at least one other non-executing thread if the hardware resource is available to the instruction of the non-executing thread.

11. A method, comprising:

switching from a first executing thread to a first pending thread based at least on the number of hardware resources unavailable to the first pending thread.

12. The method of claim 11 further comprising determining the number of hardware resources unavailable to a second pending thread and wherein switching comprises switching from the first executing thread to the first pending thread if the number of unavailable hardware resources to the first pending thread is less than the number of unavailable hardware resources to the second pending thread.

13. An article comprising a storage medium having stored thereon instructions, that, when executed by a computing platform, result in:

enabling execution of a non-executing thread based at least on whether a hardware resource is or will be available to an instruction of the non-executing thread.

14. The article of claim 13, wherein the instructions, when executed, further result in: switching from the execution of a long latency executing thread to the execution of the non-executing thread if the hardware resource is or will be available to the instruction of the non-executing thread.

15. The article of claim 13, wherein the instructions, when executed, further result in: determining whether the hardware resource is or will be available to the instruction of the non-executing thread.

16. An apparatus, comprising:

a hardware resource; and

a thread dispatch circuit to enable execution of a pending thread based at least on whether the hardware resource is or will be available to an instruction of the non-executing thread.

17. The apparatus of claim 16, wherein the thread dispatch circuit is adapted to examine instructions of multiple threads to determine which threads are executed and which threads remain in a pending state.

18. The apparatus of claim 16, wherein the hardware resource is a functional unit adapted to perform arithmetic and logic operations or to execute load and store instructions.

19. The apparatus of claim 16, wherein the hardware resource is a multiplier, adder, a divider, an integer arithmetic logic unit (ALU), a floating point arithmetic logic unit (ALU), a register, a load/store unit, a memory management unit (MMU), a multimedia accelerator, a security coprocessor, or a cryptographic coprocessor.

20. The apparatus of claim 16, wherein the thread dispatch circuit is adapted to determine which hardware resources are associated with the instructions of multiple threads and to determine if the hardware resources are available to the instructions of

the multiple threads.

21. The apparatus of claim 16, further comprising:

an instruction cache to store instructions of multiple threads;

an instruction decoder coupled to the thread dispatch; and

a register lookup to provide a physical register identification of a register in a register file unit and assign registers to each instruction.

22. The apparatus of claim 16, wherein the thread dispatch circuit is adapted to switch execution from a running thread to the pending thread.

23. The apparatus of claim 22, wherein the thread dispatch circuit is adapted to examine instructions of the running thread to determine if a predetermined condition occurs.

24. The apparatus of claim 22, wherein the thread dispatch circuit is adapted to examine instructions of the running thread to determine if a long latency instruction occurs.

25. A system, comprising:

an antenna;

a processor coupled to the antenna, wherein the processor comprises:

a hardware resource; and

a thread dispatch circuit to enable execution of a pending thread based at least on whether the hardware resource is or will be available to an instruction of the non-executing thread.

26. The system of claim 25, wherein the hardware resource is a functional unit adapted to perform arithmetic and logic operations or to execute load and store instructions.

27. The system of claim 25, wherein the system comprises a wireless phone, wherein the wireless phone comprises:

the antenna; and

the processor coupled to the antenna.